

(12) INTERNATIONAL APPLICATION PUBLISHED UNDER THE PATENT COOPERATION TREATY (PCT)

CORRECTED VERSION

(19) World Intellectual Property Organization  
International Bureau



(43) International Publication Date  
5 April 2001 (05.04.2001)


PCT

(10) International Publication Number  
WO 01/23105 A1

- (51) International Patent Classification?: B06B 1/02
- (21) International Application Number: PCT/US00/26852
- (22) International Filing Date:  
29 September 2000 (29.09.2000)
- (25) Filing Language: English
- (26) Publication Language: English
- (30) Priority Data:  
60/158,254 30 September 1999 (30.09.1999) US  
09/667,203 21 September 2000 (21.09.2000) US
- (71) Applicant: THE BOARD OF TRUSTEES OF THE LE-  
LAND STANFORD JUNIOR UNIVERSITY [US/US];  
900 Welch Road, Suite 350, Palo Alto, CA 94304-1850  
(US).
- (72) Inventors: KHURI-YAKUB, Butrus, T.; 4151 Donald  
Drive, Palo Alto, CA 94306 (US). DEGERTEKIN, F.,  
Levent; 300 Murchinson Drive, Apt. 205, Millbrae, CA  
94030 (US). CALMES, Sam; 2250 Latham Street, Apt.
- (74) Agents: TEST, Aldo, J. et al.; Flehr, Hohbach, Test,  
Albritton & Herbert LLP, Suite 3400, 4 Embarcadero  
Center, San Francisco, CA 94111-4187 (US).
- (81) Designated States (*national*): AE, AG, AL, AM, AT, AU,  
AZ, BA, BB, BG, BR, BY, BZ, CA, CH, CN, CR, CU, CZ,  
DE, DK, DM, DZ, EE, ES, FI, GB, GD, GE, GH, GM, HR,  
HU, ID, IL, IN, IS, JP, KE, KG, KP, KR, KZ, LC, LK, LR,  
LS, LT, LU, LV, MA, MD, MG, MK, MN, MW, MX, MZ,  
NO, NZ, PL, PT, RO, RU, SD, SE, SG, SI, SK, SL, TJ, TM,  
TR, TT, TZ, UA, UG, UZ, VN, YU, ZA, ZW.
- (84) Designated States (*regional*): ARIPO patent (GH, GM,  
KE, LS, MW, MZ, SD, SL, SZ, TZ, UG, ZW), Eurasian  
patent (AM, AZ, BY, KG, KZ, MD, RU, TJ, TM), European  
patent (AT, BE, CH, CY, DE, DK, ES, FI, FR, GB, GR, IE,  
IT, LU, MC, NL, PT, SE), OAPI patent (BF, BJ, CF, CG,  
CI, CM, GA, GN, GW, ML, MR, NE, SN, TD, TG).
- Published:  
— with international search report

[Continued on next page]

(54) Title: AN ARRAY OF CAPACITIVE MICROMACHINED ULTRASONIC TRANSDUCER ELEMENTS WITH THROUGH  
WAFER VIA CONNECTIONS



(57) Abstract: There is described a cMUT array with transducer elements which include a plurality of cells with membranes (26) formed on one surface of a wafer (14). Voltages applied between said spaced electrodes drive said membranes. The voltages applied to said electrodes are applied from the opposite surface of the wafer (14) through the wafer and through vias (16) formed in the wafer.

WO 01/23105 A1

WO 01/23105 A1



(48) Date of publication of this corrected version:  
16 August 2001

*For two-letter codes and other abbreviations, refer to the "Guidance Notes on Codes and Abbreviations" appearing at the beginning of each regular issue of the PCT Gazette.*

(15) Information about Correction:  
see PCT Gazette No. 33/2001 of 16 August 2001, Section  
II